NATIONWIDE ROADSHOW ON
DIGITAL INDIA RISC-V VEGA PROCESSORS

Unleashing the Power of VEGA: Igniting Innovation Across India

Regional Venue
KIET GROUP OF INSTITUTIONS

Scan the QR for Registration
Registration Fee
For IEEE Professionals/Students - RS. 300
For Others- RS. 400

Last Date of Registration-25/10/2023

1. Scan the QR code
2. Register for the event
3. Pay registration fees
4. Attend the workshop
5. Get Certificates

https://vegaprocessors.in/dirv-roadshow2023/

Chief Patron
Dr. (Col) A Garg
Director

Patron
Dr. Manoj Goel
Joint Director

For any queries, contact

Faculty Incharges

Dr. Deepak Singh
9412282526
deepak.singh@kiet.edu

Mr. Deep Kumar
9634460135
deep.kumar@kiet.edu

Student Co-ordinators

Raj Pandey
7704817000
raj.2125csit1154@kiet.edu

Prashant Rai
7991717451
prashant.2125csit11@kiet.edu

ABOUT THE EVENT

The DIR-V VEGA nationwide roadshow, jointly organized by IEEE India Council and C-DAC, MeitY, will be held concurrently at various centers across India. This comprehensive training program, encompassing hands-on sessions, offers a deep dive into the VEGA series of processors and ecosystem. The training covers both theoretical foundations and practical applications, including insights into ARIES development boards, SDK and application development. Experts from C-DAC, integral members of the VEGA Processor development team, will deliver the training sessions. This workshop is designed for a diverse audience, including students, faculty members, research scholars, and industry professionals. Certificates will be awarded upon successful completion of the workshop.

DIR-V VEGA MICROPROCESSOR

DIR-V VEGA Microprocessors is a series of indigenous microprocessors developed by C-DAC, MeitY, Govt. of India under the Digital India RISC-V (DIR-V) program. The VEGA series comprises of 32/64-bit Single/Dual/Quad Core superscalar Out-of-Order high performance processors based on RISC-V Instruction Set Architecture. The first VEGA processor based SoC chip THEJAS32, a 32-bit Single core SoC has been successfully fabricated. A fully indigenous and "Made in India" ARIES development platform based on THEAJS32 chip has been made widely available, targeted for both industry and academia involving embedded system design and IoT applications.

15 REGIONAL CENTRES ACROSS THE COUNTRY

IMPORTANT DATES

Last Date for Participants to Register for workshop:	25th October 2023
Announcement of the First List of Participants:	27th October 2023
Last date for Paying Registration Fee:	30th October 2023
Announcement of the Second List of Participants:	31st October 2023
Last date for Paying Registration Fee:	3rd November 2023
Nationwide VEGA Workshop at Regional Venues	17th November – 18th November 2023
Certificate Distribution to Participants:	30th November 2023

ORGANIZING TEAM

Mr. Krishnakumar Rao S
raokk@cdac.in
Program Manager, Digital India RISC-V Program,
Scientist G, Group Head,
Hardware Design Group, C-DAC Trivandrum

Mr. Libin T. T
libin@cdac.in , 9895060576
Scientist F, Hardware Design Group,
C-DAC Trivandrum
Industry Member-IAYPSC,IEEE India Council

Dr. John Jose
johnjose@iitg.ac.in, 9048665842,
Associate Professor, Department of CSE, IIT Guwahati
Vice-Chair, IEEE India Council

Mrs. Neetha Maria Celin
neetha@cdac.in, 9895372193
Scientist E, Hardware Design Group
C-DAC Trivandrum

Dr. Ruchika Gupta
ruchikae7396@cumail.in, 8511105298
Professor, Department of CSE
Chandigarh University
Secretary-IAYPSC, IEEE India Council